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prohibitively low reliability of these new nanodevices dictates that they must be interfaced with CMOS circuits to
tolerate the inevitable high fault rates. This leads to a new paradigm of hybrid CMOS/Nano architecture [12], [13],
[14], [15] to perform reliable computing using unreliable components (nanodevices). In this architecture, nanoscale
devices offer a highly dense fabric for data storage and computation, whereas CMOS components are utilised for
interfacing and for highly critical circuit operations. Both CMOS circuits and high fault rates will reduce the net
density delivered by these nanodevices.
Recently, Error Correcting Codes (ECC) have been proposed as a promising approach to improve the reliability
and yield of heterogeneous CMOS/nanodevices systems. In [12], [6], ECCs were mainly used for the suppression of
soft errors rather than physical defects i.e. maintaining the fault tolerance level rather than enhancing defect tolerance.
In [12], authors suggested a hybrid fault tolerance technique based on Hamming code and reconﬁguration. In [6],
the authors proposed an implementation of ECCs based on the theory of Markov random ﬁelds (MRF) to combat
soft faults thus increasing the reliability of hybrid systems. In [13], two nanoelectronic memory fault-tolerant system
design approaches based on Bose-Chaudhuri-Hocquenghem (BCH) codes were suggested. Previously, single error
correcting codes such as Hamming and BCH have been used in the context of reliable memory designs [12], [16].
In [16], the authors explored combining error correction codes with various repair techniques to combat the high
defect rates in hybrid CMOS/Nano fabrics with particular focus on memory architectures. The previous works have
only addressed fault tolerance in memory architectures. ECC-based techniques can also be applied to memory-based
implementation of logic circuits (i.e. Look-up Tables) which includes Don’t Care Conditions (DCCs). The presence
of DCCs in Boolean logic functions presents a strong case to apply these techniques to circuits implemented as
Look-Up Tables (LUTs) on CMOS/nanodevice fabrics. As we will demonstrate in this work, the existence of DCCs
can be exploited in this type of architecture since it helps in masking of erroneous bits which is not possible in
memory design.
Fig. 1 gives an overview of the targeted hybrid CMOS/nano architecture. The proposed architecture is technology-
independent i.e. the nanoscale fabric is built using any of the recently proposed nanodevices including carbon nan-
otubes (CNT) or silicon nano-wires (NW). The techniques proposed in this work target CMOS/nano computational
architecture incorporating a LUT implementation of logic functions, as outlined in [17]. LUT implementation is an
effective functional-coding approach that provides low-level protection of individual Boolean functions [18], [19].
In our experiments, the LUTs under test are represented by randomly generated symmetric matrices of sizes ranging
from 23×3 to 26×6 where the probability of 0 and 1 are equal. The errors are injected randomly in the nanofabric
causing the corresponding bits to change their values (i.e. 1 → 0 or 0 → 1). We have assumed random distribution
of errors to simulate the worst case scenario as correlated errors are technology speciﬁc. The proposed fault tolerant
techniques are based on ECC and partial redundancy to address the permanent and transient faults in nanoscale
LUTs. In the ﬁrst technique, we implement a two dimensional coding scheme using Hamming and BCH codes to
address both hard and soft errors in the presence of high fault rates. In the second technique, we target the high
physical defect rates in the nanofabric by integrating ECCs with bad line exclusion technique. In this technique,
the high bit density offered by nanodevices is exploited to provide the necessary spare rows to compensate for
August 27, 2009 DRAFT